• प्रतिचयन द्वार | |
sampling: प्रतिदर्शन नमूना | |
gate: दरवाज़ा दरवाजा | |
sampling gate मीनिंग इन हिंदी
sampling gate उदाहरण वाक्य
उदाहरण वाक्य
अधिक: आगे- BlogNetNews recognizes the " Sample Gates " on its Indiana Political Blogwire.
- The opinion desk's blog, " The Sample Gates ", features content from columnists and editors on current events.
- The associated equipment would look for a rising amplitude that indicated the start of the signal pulse, and then use sampling gates to extract the carrier phase.
- The result of this final operation would become negative during a very specific and stable part of the rising edge of the pulse, and this zero-crossing was used to trigger a very short-time sampling gate.
- However, during the active falling of the control signal, when the control signal is between V2 and V3, transistors Q5, Q6, Q7, and Q8 are all " on " ( and Q9, Q10, Q11, and Q12 all " off " ) resulting in the sampling gate being turned on.
- Similarly, if the level of the control signal at the end of its falling transition is less than V2 by a few tenths of a volt, transistors Q11 and Q12 are " on " and transistors Q5 and Q6 are " off ", resulting in the output nodes being pulled up to Vdd, and the sampling gate again being turned off.
- If the control signal is initially greater than V3 by more than a few tenths of a volt, transistor Q9 and Q10 are " on " ( biased into the forward conduction region ) and transistors Q7 and Q8 are " off " ( biased so that essentially no current flows ), resulting in the output nodes being pulled up to Vdd, causing the sampling gate to be turned " off " ( the output nodes contain no signal ).